Setting specifications for the electronic implementation of biological neural-network-like vision systems on-chip is not straightforward, neither it is to simulate the resulting circuit. The structure of these systems leads to a netlist of more than 100.000 nodes for a small array of 100x150 pixels. Moreover, introducing an optical input in the low level simulation is nowadays not feasible with standard electrical simulation environments. Given that, to accomplish the task of integrating those systems in silicon to build compact, low power consuming, and reliable systems, a previous step in the standard analog electronic design flux should be introduced. Here a methodology to make the translation from the biological model to circuit-level specifications for electronic design is proposed. The purpose is to include non ideal effects as mismatching, noise, leakages, supply degradation, feedthrough, and temperature of operation in a high level description of the implementation, in order to accomplish behavioural simulations that require less computational effort and resources. A particular case study is presented, the analog electronic implementation of the locust's Lobula Giant Movement Detector (LGMD), a neural structure that fires a collision alarm based on visual information. The final goal is a collision threat detection vision system on-chip for automotive applications.
simulation may rise beyond 100.000. This would imply the need of a huge amount of computational resources. Therefore, a high level description of the electronic implementation (i.e., a macromodel) is needed to make feasible the behavioural simulation of these systems, prior to the beginning of the circuit design stage.
In this paper a methodology to successfully make the translation from the mathematical description of the biological model to the specifications for the hardware implementation is proposed. An elemental block decomposition of the cells that compose the system is made, and non ideal effects as mismatching, noise, leakages, supply degradation, feedthrough, and the influence of temperature of operation are included in a macromodel. A new previous step in the flux diagram of the analog electronic design is included, to face this particular problem. As a case study, the analog integration in silicon of a collision avoidance system for automotive applications is studied, based on the previously modelled 1 locust visual system. Locusts have a neuronal structure called Lobula Giant Movement Detector (LGMD) that selectively responds to looming objects that are supposed to be approaching on a collision course. The input to the system is the visual information (images), and the output is a collision alarm. When it fires, an evasive manoeuvre and/or trajectory correction is accomplished. This allows those animals to fly in huge and very dense swarms without colliding with each other, apart from escaping from hazardous situation as approaching predators. Even though in this case initial mathematical description is relatively simple, it still presents some problems for its electronic implementation, as it will be explained later.
The paper is organized as follows: in section 2 the methodology followed to develop the analog electronic macromodel is described. In section 3 the locust's LGMD is fed into the design flux as a case study. Finally in section 4 conclusions will be drawn out.
2-MACROMODELLING OF BIOLOGICALLY INSPIRED ANALOG CIRCUITS
The proposed methodology to make the translation from biological models to circuit-level specifications is depicted in Fig. 1 . From the description obtained by biologists, normally consisting of complex systems of differential equations, a computational model must be extracted. This must be an adaptation of the model to the computing resources available in standard analog electronics, with the main objective of using a minimum set of operators. These operators should afterwards be individually identified, and their implementation defined, according to area, power consumption and accuracy criteria. In the field of vision, the general structure of an analog processing chip consists of an array of cells, each one of them including sensory circuitry, accompanied by processing units that will perform the requested operations with the incoming data and, when necessary, memories. Each of these elements will constitute a building block of the macromodel. A possibility for the composition of a cell at block level can be seen in Fig. 2a ). The processing is implemented by multiplexing in time the use of the analog operators, through the common bus inside each cell. After the definition of the building blocks, the non idealities they present can be described, taking into account the experience of circuit designers, whose advice is also mandatory in the step of identification and implementation of operators. Once the macromodelling of the circuit at block level is done, the system level simulation can be accomplished to characterize the way in which electronics non idealities will alter the expected behaviour of the model. When necessary, redesign of the analog operators or redefinition of the macromodel can be done to improve the results obtained by simulation, aiming to the robustness of the final analog implementation, but without a traditional electrical simulation.
Intrinsic to the analog implementation of the operators and memories, there are a number of non idealities that alter the final behaviour of the system. First of all, the photosensors should be analysed. The simplest image acquisition mechanism consists of a photodiode and its parasitic capacitor, controlled by a reset signal through a switch (Fig. 2b) ). When the reset signal activates, the parasitic capacitor of the photodiode is charged to a fixed reset voltage Vdd. Then, when reset disactivates, the sensing process begins, current flows through the photodiode proportionally to the intensity of incident light on it, and causes progressive discharge of the pre-charged capacitor. When the exposition time ends, the voltage of the parasitic capacitor is read by an output buffer, and stored as the actual pixel value 6 . There are two main sources of errors in the photosensor layer: the voltage supply curvature and the saturation of the photoreceptors. The voltage supply degradation consists of a spatial variation of Vdd at each pixel, due to the finite resistance of the wires used to distribute this supply. One of the possibilities to model that is to create a resistive grid like the one in Fig. 3a ) and simulate it (Fig. 3b) ). The saturation of the photosensors consists of the complete discharging of the integrating capacitor before the exposition time ends. This depends on a number of parameters, namely the incident light power ( ), the integration time (T), the oxide capacitance Cox, and the quantum efficiency 6 (Eq. (1)).
, where: , and
The saturation of the photosensors is taken into account by imposing the following restriction to :
Another source of non idealities are the defects in the fabrication process. Here mismatch 5 is the main error source. The random variation of parameters such as Cox and along the chip will define the influence of this aspect on the performance of the implementation. To model that, a random spatial variation is introduced in those parameters, with gaussian distribution. Notice that the stochastic process does not depend on time, but only in the coordinates of the pixel, being therefore a spatially varying time independent noise, defined by Eq. (3).
and (3)
Another important undesired effect that can seriously affect the behaviour of the model is the leakages in analog memories ( ). In an analog implementation, a memory may simply consist of a capacitor and a switch. Different parasitic currents (mainly due to the access switch) contribute to discharge the capacitor, thus degrading the stored information. The main parameters that influence this effect are the size of the analog memories (Wm) and the operating temperature (Temp). Voltage drop in such memories is modelled as Eq. (4). Besides, the so called feedthrough effect should also be remarked ( ) 6 . This effect consists of a charge injection in the capacitor when a switch (implemented with a MOS transistor) connected to it is turned from ON to OFF. The charge in the transistor's channel is delivered to the nodes at which it is connected, when this channel is destroyed. This generates an injection of negative charge (in the NMOS .
case) in the capacitors attached to the switch, and degrades the data stored in the analog memories, according to Eq. (4) . If the operations are carried out in current mode, the translation to current increments should be made, as can be seen in Eq. (5), where is the transconductance of the transistors and in Fig. 2b ).
Apart from the previous error sources, the influence of temporal noise must be also taken into account. This appears in every electronic circuit, and it results from the addition of several different contributions, as shot noise, flicker noise, thermal noise, etc. 6 This can be modelled by summing up at each step of the processing an additive gaussian noise. Let X be the dynamic range of a given layer of the model. Then, the expression of a gaussian noise with medium value 0 and an 100·d% standard deviation would be as shown in Eq. (6).
(6)
3-CASE STUDY
As an example of this methodology the electronic implementation of the LGMD Model proposed by Rind et al. 1 is studied. The model represents a neural network structure, decomposed into 4 retinotopically connected layers of neurons that interact with each other, as can be observed in Fig. 4 . According to the proposed methodology in Fig. 1 , the first step is the computational modelling of the system, which is explained in section 3.1.
Computational description of the model
The model takes as input the luminance of the current scene (i.e. images are captured in the first layer), and calculates the movement map of the scene, i.e. the difference between the current frame and the previous one, so that a signal proportional to the moving objects is generated. Particularly, its value is high if there has been a luminance change from dark to bright and small if the change has been in the opposite sense. This signal excites the so called 'E' cells that implement the raw excitation due to activity in the sensing area. The movement map signal is also passed to the inhibitory 'I' layer, where inhibition to the raw excitation is generated, in order to eliminate the spurious activity and the one due to the background movement. Between the 'E' and 'I' layers a critical race between excitation and spread inhibition is accomplished. Thus, if the excitation is strong enough it will go on to the next layer. Otherwise it will be cancelled by inhibition, thus not causing any response in the model. The result of this competitive race between 'E' and 'I' cells leads to the signal that feeds the 'S' cells. This layer is directly presynaptic to the LGMD, and all its neuron's axons meet in the LGMD neuron, where their response is integrated to generate the LGMD potential value. There is also in this neural structure a forward pathway that directly connects the luminance input with the LGMD. The purpose of this Feedforward Inhibition is to eliminate LGMD responses against abrupt excitations, such as sudden changes in the illumination conditions.
The LGMD model has been algorithmically implemented in order to simulate it 2,3 and for that purpose, some changes have been made to the original idea. The algorithm, likewise the biological model, takes as input the luminance in the current scenario. The input image has been decided to be of 100x150 pixels size, and its grayscale resolution to be of 6 bits, thus each pixel having values between 0 and 63. This dynamic range has shown to be adequate for this particular application. The input image then, is first passed to the so called ON-OFF layer that calculates the movement map of the current scene. Let be the luminance signal captured by the photosensors, where i and j are the row and column index, and T the discrete timesteps. Then, the ON-OFF signal (the movement map), is defined as:
where 0 < i < 100 is the row index, 0 < j < 150 is the column index. Movement map values are rounded (so that ) before fed into the subsequent stage, the inhibition layer, which in this case consists simply in an analog memory, as can be seen in Eq. (8). (8) is fed into the next stage, the Summing Cells layer, where the computation of the critical race between excitation and inhibition is accomplished (Eq. (9)). An adaptation mechanism has also been introduced, to adjust the sensitivity of the model to the current level of excitation. It is called Adaptive Inhibition. It consists in the variation of the inhibition influence depending of the number of consecutive spikes that have been generated until the current frame. The corresponding coefficient for the inhibition is represented by InhCoeff(k) in Eq. (9). The higher the number of consecutive spikes, the stronger the inhibition (i.e., the higher the inhibition coefficient). This is useful to avoid false spikes and therefore, mistakes in the firing of the collision alarm.
, with k varying according to the number of consecutive spikes. (9) From the S layer, the net scalar excitation is calculated, which consists of the sum of all the values of its cells, adequately scaled to get the signal into the proper dynamic range: 
----------------------------=
and finally, the LGMD potential value results from the temporal averaging of , in the following way:
LGMDCoeff is the coefficients vector for the LGMD potential calculation 4 . The LGMD potential value is compared at each timestep with the value of a dynamic threshold . Whenever the LGMD is above the threshold, one spike is generated and the values , and are set to 0. Therefore, a new LGMD variable is needed, not subjected to that reset:
The threshold is calculated in the following manner:
ThreshCoeff is the coefficients vector for the threshold calculation, and a is the threshold minimum value, that helps to absorb spurious excitation. The collision alarm firing process begins with the spike generation. One spike is fired at every frame in which the LGMD value is greater that the threshold value, as it actually happens in the locusts. If this happens, as mentioned before, the LGMD values of , and are set to 0, and the processing continues in the same way with the next frames. If four or more spikes are detected in an interval of 5 frames, then the collision alarm is fired. Otherwise the model remains silent.
Analog Implementation of the Macromodel
From the computational model previously described, the next step in setting up the macromodel for simulation is to identify the operators and their implementation (Fig. 1) . According to section 3.1, the operators needed are adders and scalers, and analog memories to store intermediate results and information from previous frames. In this case, operators will be implemented in current mode since currents can be easily added and scaled, and analog memories can also be designed. Furthermore, part of the circuitry used for implementing the different operators can be shared among them since each operation is multiplexed in time, allowing a reduction in the area needed for each cell element. The proposed structure can be observed in Fig. 2b ).
Going ahead in the flux diagram of Fig. 1 , the typical hardware level effects described in section 2 are incorporated on each processing layer, and the way they affect the behaviour of the analog electronic implementation is analysed. A software tool and a GUI (Graphic User Interface) has been developed in Matlab Tm . This program receives as inputs a number of parameters (see below), and the video to be processed, and returns the ideal LGMD potential evolution, superimposed to the LGMD potential that would be obtained taking into account non-idealities and spurious effects.
The list of parameters the simulator includes, their description and their default value can be found in Table 1 . To calculate the voltage supply distribution over the array in the case of the locust vision chip, the resistances between each node have been estimated supposing a separation between photosensors of approximately 40 µm, which is the expected pixel pitch. Thus, supposing a square resistance in the technology of 8 /square, the resulting resistance value is 3.2 . After simulating such a resistive grid, with Vdd (3.3V) ideal supplies in the peripheral nodes, and a current source on each node that simulates its power consumption (which in this case has been given a value of 10 µA), the obtained spatial distribution of Vdd can be observed in Fig. 3b ). The rest of non idealities included are those presented in section 2. Figure 5 presents the GUI of the simulator, as well as explanations about the information present on it.
The set of videos available for the experiments have been recorded both in real and simulated automotive situations. In total, there are 49 video sequences representing several scenarios, comprising driving on a highway, collisions with a balloon car, pedestrians crossing in front of the car, roundabouts, and so forth. The sequences are 8 bit@100x150 AVI files at 25 fps. In Fig. 6 examples of these videos can be observed.
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Experimental results
According to the flux diagram depicted in Fig. 1 , the next step is the simulation of the macromodel. Different experiments can be set up to characterize the influence of non idealities on its behaviour. For instance, execution on test videos sweeping iteratively the range of temperatures in which the model is desired to work properly, or changing the mismatch and temporal noise levels. This is done in order to obtain an empiric quantitative description of the influence of those parameters, to accomplish modifications to the model and/or to the implementation make the system more robust. Besides, the set of specifications on mismatch, temperature, temporal noise, etc. that the implementation must meet can be established. The inclusion of the non idealities is done whether in the whole model, or layer by layer, the latter helping to describe the sensitivity of each layer against the respectively varying parameter. This is also very useful to identify the critical layers that present harsher restrictions for their implementation.
As an example, the experiments to characterize the effect of temporal noise, mismatch, and temperature in the LGMD model are presented. In order to describe the dependence of the LGMD value with respect to the noise and mismatch levels, simulations varying only these two parameters are made. The mean value of the variation in the output of the model along all the frames is calculated. The results are shown in Fig. 7 . The mean deviation from the ideal response remains under 10% with a 20% of mismatch level. This is a good response of the model against mismatch, but the most important point with respect to that is the way it affects the actual generation of collision alarms. When repeating the simulations and comparing the number of alarms with the ones without noise, the result is that of Fig. 8 . The good performance of the model can be better observed there, since the mean number of extra false alarms fired remains below 1 with a mismatch level of 20%. Therefore, setting up a maximum acceptable number of spurious alarms an upper limit for noise and mismatch can be specified from Fig. 8 and Fig. 7 .
Temperature is also a critical factor to be considered. The high range of temperature under which this chip should perform correctly makes this parameter specially important. Simulations are run to characterize the model's behaviour with respect to this parameter, varying the temperature in the range [-4,110] ºC, in steps of 6ºC. This huge range of temperature is a standard specification in the automotive field. The simulations show that the model is not robust against temperature 
Vdd File
File with the spatial distribution of the voltage supply, including loses due to the finite resistance of the wires --- Table 1 : Programmable Parameters in the Simulator η variations, because it does not perform well within the highest part of the temperature range, as can be seen in Fig. 9 , due to the huge leakage on analog memories at very high temperatures. In this case, given that the specifications are not met, the designer should go back into the design loop depicted in Fig. 1 trying to overcome this drawback. For instance, resizing the analog memories would reduce the effect on current leakages. If redesign does not give positive results then the computational description of the model must be modified, to make it more robust. One of the possibilities would be to store only one timestep of memory instead of two, and include a new layer of processing, thus entering the redesign loop in the computational description step instead of in the design step in Fig. 1 . This iterative process leads to an optimum set of analog electronic specifications that would serve as starting point for circuit designers in the final integration of the system in silicon. LGMD potential values, the ideal one (in blue), the one including undesired effects due to the electronic implementation (in green), and finally the LGMD potential threshold calculated for the latter (in red). In the two boxes below the frame number at which an alarm is fired and the current cumulative mean difference between the ideal LGMD potential and the one including non-idealities are displayed.
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4-CONCLUSIONS
Using the previously presented methodology, restrictions and specifications on the electronic characteristics of the model to be integrated can be set, serving as starting point for the circuit design stage. The maximum acceptable values for the proper functioning of the model of undesired hardware effects as mismatching, feedthrough and temporal noise can be obtained from the experiments. Behavioural simulations including those effects can be easily accomplished to predict that the chip will respond in an adequate way. It can also be analysed which parts of the model are more sensitive to random variations in the parameters, or different working conditions, and with that, retune them to be more robust. This methodology allows to find specifications for analog circuitry in a reliable and agile way. 
